




GRAPHENE AND 2DM VIRTUAL CONFERENCE & EXPO



Motivations The main obstacle to the use of graphene on the industrial scale is the growth of a large and homogenous monolayer graphene. Concerning this issue, it is worth noting that our group has recently developed a reproducible and controlled growth process of a monolayer graphene on SiC(0001) by sublimation at low Ar pressure. i.e. 10 mbar [1]. Still, the control of the electronic properties of the obtained graphene by this process is very challenging. E.g. the mobility on our graphene on 4H-SiC(0001) is around 2000 cm²v-¹s⁻¹ at RT which is in the range of the measured mobilities on similar substrates [2]. Yet, it is still very low when compared with the mobilities reported for suspended graphene [3]. It is well accepted that the electronic properties of graphene on SiC are highly sensitive to the substrate underneath. It was reported that the mobility of graphene on SiC(0001) increases with increasing SiC steps width, and its resistance increases with increasing SiC steps height [4;5]. This means that the electronic properties of graphene on SiC(0001) can be tuned by controlling the height and width of the terraces that results from the surface reconstruction of SiC before the growth .i.e. Step bunching phenomenon.

Results

State of the art : Step bunching on SiC(0001)

Our sublimation process to grow graphene

Movement of the surface atoms at high temperature and the formation of high steps and wide terraces

H. Matsunami et al, Materials Science and Engineering: R: Reports. 1997, 20, 25–166

How to control step bunching on SiC(0001) ?

Temperature ramp

• Miscut angle (θ)

 \bullet H₂ etching

- Remove polishing


G.R. Yazdi et al, Carbon. 2013,


damages

57, 477–484

800 sccm Ar

1 °C/s 0.66 °C/s





Steps width increases with lowering the temperature ramp

Bao et al, Appl. Phys. Lett. 2016, 109, 081602

H₂ etching

The width of terraces is sensitive to SiC miscut angle even if "small" $(\theta < 0.1^{\circ})$ Dimitrakopoulos et al, Appl. Phys. Lett. 2011, 98, 22105

2000

1800


- Delay the buffer layer graphene formation Kruskopf et al, Thin solid films. 2018, 659, 7-15

HTA-100 characteristics (prototype)


Gas lines: Ar, N₂, CH₄, C₂H₄, C₃H₈, H₂ Stainless steel water-cooled chamber Up to 2000°C Ramp rate up to 10 °C/s Vacuum range: Atmosphere to 10⁻⁶ Torr Sublimation or CVD

https://www.annealsys.com/products/rtp-and-rtcvd/zenith-150.html

• Growth process: 10 mbar, 1750°C




P. Landois et al , Phys. Chem. Chem. Phys., 2017, 19, 15833--15841 N. Camara, Phys. Rev. B, 2009, 80, 125410










Raman map at 532 nm


Tankeblue, China

Wafer miscut Angle Miscut uncertainty $\sim 0.5^{\circ}$ Wafer 1 Wafer 2

ramp at 0.33°C/s,




Evidence of H₂ effect by MO (DIC)



790 sccm Ar + 10 sccm H2


Terraces characterizations: Raman and AFM, complementary technics



A_{2D} counts.s⁻¹.cm⁻¹


(50 µm x 50 µm)

532 nm




2200

Raman shift cm⁻¹



4.0µm


Торо




Both wafers are 4H-SiC(0001) on axis, no clear wafer effect

- → Others 4H
- → 4H vs 6H
- → HR-XRD to determine the miscut with an uncertainty around 0.015 J Enslin et al Phys. Status Solidi A . 2019, 216, 1900682

Temperature ramp effect





Large terraces up to 20 μ m with H₂ covered with buffer layer Graphene formation delayed

1700

T° ramp (°C/s) Larger terraces at low T ramp confirming our previous results Tianlin wang, thesis, University of Montpellier, 2018

Acknowledgments

This project is supported by the region of Occitanie and Annealsys.

Special thanks to L2C-Team PV2D for their help with the AFM characterizations.

Conclusions and perspectives We have identified in the state of art the parameters allowing the control of step bunching on SiC(0001). We have started testing some of those parameters (temperature ramp, H_2 etching...) and regular steps with a width up to 20 µm have been obtained. As far as we know, our steps are by far larger than those reported in the literature i.e. 100 of nanometers to some µm. The main challenge now would be to cover the large steps by monolayer graphene. Once a reproducible and well controlled process is identified, we will measure the electronic properties of the obtained graphene. At the same time we are exploring some alternative ways to enhance the electronic properties of our graphene such as limiting the buffer layer effect and optimizing the growth on the C face of SiC.

2700

CONTACT PERSON



perine.landois@umontpellier.fr

REFERENCES

[1] P. Landois et al Phys. Chem. Chem. Phys. 2017, 19, 15833–15841. [2] E. Arslan et al Electron. Mater. Lett. 2014, 10, 387 [3] H. Chang et al Adv. Funct. Mater. 2013, 23, 1984–1997 [4] Dimitrakopoulos et al Appl. Phys. Lett. 2011, 98, 222105 [5] F.M. Ross et al Nature Mater. 2012,11 114–119

